Micromachined waveguide Fabry-Perot cavities are demonstrated. The devices are fabricated in silicon-on-insulator using a cryogenic dry-etch process, enabling large aspect ratios with high verticality and low surface roughness (≤10 nm). Details of the process development are presented with emphasis on our specific device application. The Fabry-Perot cavities consist of shallow-etched rib waveguides and deep-etched silicon/air distributed Bragg reflector (DBR) mirrors. The high-index-contrast mirrors enable large reflectance with only a few mirror periods. High Q-factor (Q≈27,000) and large finesse (F≈500) were measured. We demonstrate thermo-optic tuning over ∆λ=6.7 nm and also examine modulation of the cavity (f=150 kHz). Future improvements and application areas of this device are discussed.
INTRODUCTION
Silicon is an attractive material for electronics, micro-electro-mechanical systems (MEMS), optical MEMS (MOEMS), and photonics due to its low cost, mature fabrication technology, mechanical robustness, and low optical loss at standard telecommunications wavelengths (λ≈1550 nm). In many applications high aspect-ratio (>10:1) structures are increasingly required. For example, MEMS resonators benefit from smooth, vertical features with sub-micron actuation gaps. Such resonators are used in RF communications as well as environmental sensing. For photonics, sub-wavelength features (e.g. λ/4≈400 nm) with low roughness are needed for communications filters, optical sensors, and non-linear optical devices.
In this paper, we review our recent efforts 1−4 on micromachined silicon Fabry-Perot microcavities and present additional experimental results and simulations.
A silicon micromachining process is developed and optimized for MEMS/MOEMS/photonic devices. The process enables high aspect ratios (>10:1) using direct-write electron beam lithography and cryogenic dry-etching. Low surface roughness and high verticality are achieved, enabling the development of MEMS as well as photonic devices. The potential of this process is demonstrated by fabricating and characterizing a high-finesse silicon-on-insulator (SOI) Fabry-Perot waveguide cavity with etched silicon/air distributed Bragg reflector (DBR) mirrors. Such optical cavity resonators find application in wavelength-division multiplexing (WDM) communication systems, environmental sensors, and non-linear optical measurements. Various Fabry-Perot device parameters are experimentally studied and compared with theory. Thermo-optic tuning and modulation of the Fabry-Perot cavities is also demonstrated. We conclude with a discussion of possible areas for improvement and future application areas.
PROCESS DEVELOPMENT
Recently, the cryogenic etch process 5 was developed as an alternative to the Bosch process for silicon micromachining. Cryogenic etching utilizes SF 6 /O 2 gases at low temperatures (T≈−100 °C). In contrast to the Bosch process, in which etch and passivation steps alternate, the cryogenic process performs etching and passivation concurrently. The process enables smooth and vertical etches due to the continuous formation of a SiO X F Y passivation layer on the sidewalls during the course of etching. The SiO X F Y passivation layer formation is very temperature dependent; consequently, the process is performed at low temperatures (T≈−100 °C). Although cryogenic etching of silicon has previously been studied, little work has focused specifically on sub-micron, high-aspect-ratio (>10:1) trenches for photonics applications.
Process development is as follows: 4" p-type silicon wafers are spin-coated with 380 nm thick resist (ZEP-520A) and baked at 180 °C for five minutes. Individual chips can not be used due to the need for proper sample mounting and temperature control in the etch chamber. Trenches ranging from 300-700 nm width and several millimeters in length are patterned using electron-beam lithography (20 kV, 60 µC/cm 2 dose). After exposure, the wafers are developed by successive rinsing in Xylenes (50 seconds), MIBK:IPA (1:3, 30 seconds) and IPA (30 seconds). The ZEP-520A forms a suitable etch mask for cryogenic etching and no additional pattern transfer into a hardmask, e.g. SiO 2 , is required. Etching is then performed in an ICP/RIE (Oxford/Plasmalab System 100 with ICP380 source). For process development and optimization we fix the etch time at 120 seconds to simplify comparison between various etch experiments. The baseline process (Fig. 1a) and optimized process (Fig. 1b) consist of the etch parameters listed in Table 1 . Table 1 . Baseline cryogenic etch process parameters 1 . Fig. 1 . Cross-section of distributed Bragg reflector (DBR) mirror test structure: a) etched using baseline process, b) etched using the optimized process. The test structures have a designed trench width of ≈400 nm and 9λ/4n Silicon ≈1 µm wide silicon slabs. Both SEM images were taken at 11k magnification and 15 mm working distance.
The low DC bias voltage (9 V) for an RF power of 5 W (Table I) 5 formation, causing significant lateral etching. Increasing the O 2 -flow overpassivates the sidewalls resulting in angled sidewalls and trench pinch-off. Reducing the forward RF power has a similar pinch-off effect. Increased RF power results in more vertical sidewalls, at the expense of a slightly increased sidewall roughness. By lowering the substrate temperature (T=−110 °C) the SiO X F Y passivation layer formation is enhanced, especially at the trench top, leading to higher verticality. Finally, by decreasing the chamber pressure (P=7 mTorr) we increase the ion mean free path, thereby increasing verticality, although with a slightly decreased etch rate (compare Fig. 1a and b) . Additional details of the process development and etch experiments are given in ref. [1] .
The optimized process combines the results of our etch experiments: it utilizes low chamber pressure (P=7 mTorr) for increased verticality (89.5° < α < 90°) and high aspect-ratio (>10:1) as well as low temperature (T=−110°C) for ensuring adequate passivation and low sidewall roughness (1−10 nm; Fig. 1b) . Fig 2 compares the baseline and optimized processes in more detail. In order to compare sidewall angle and trench pinch-off, we plot the designed trench width (mask layout) and the etched trench width (measured at the trench bottom) for the baseline and optimized processes (Fig. 2a) . The results clearly show trench pinch-off for the baseline process, since the measured etched trench width barely increases for increasing mask opening (designed trench width). Furthermore, the measured trench width is significantly smaller than the mask design. In contrast, the optimized process exhibits a steeper slope (Fig. 2a) , indicating reduced trench pinch-off and more vertical sidewalls. The sidewall verticality is plotted in Fig. 2b for the optimized process. Sidewall angles in the range 89.5° < α < 90° are possible for λ/4≈400 nm wide trenches, suitable for photonic device fabrication. The 120 second etch results in depths of 4-5 µm for λ/4 trenches with minimal sidewall roughness in the range 1−10 nm (limited by the resolution of our scanning-electron microscope). 
WAVEGUIDE FABRY-PEROT MICROCAVITY
Following the optimization of the silicon cryogenic dry etch, we show the potential of our process by fabricating a silicon-on-insulator (SOI) Fabry-Perot cavity with deeply-etched silicon/air distributed Bragg reflector (DBR) mirrors (similar to Fig. 1b ) and shallow-etched rib waveguides (Fig. 3) . Although similar devices have been proposed 6 and demonstrated 7, 8 the optimized process enables the development of devices with significantly higher Q-factor and finesse compared to previous work 6, 7, 8 .
The design of silicon/air DBR mirrors is accomplished via the transfer matrix method 9 , assuming a refractive index n Silicon =3.48 (at λ=1550 nm). Although the effective mode index of the waveguides is slightly smaller than n Silicon (n Eff ≈3.4754), the large index contrast in the mirrors (∆n>2.475) allows us to use the silicon refractive index in the calculations. In order to minimize optical losses due to beam divergence in the air gaps, the air gap is fixed at λ/4≈390 nm while keeping the optical mode large. For example, assuming a mode width of 5 µm, the Rayleigh range will be z 0 =12.7 µm, which is much greater than the air gap (λ/4≈390 nm). Consequently, we expect minimal loss in the mirror air gaps due to beam divergence.
For the tested devices, the silicon slab width was Nλ/4n Silicon where N=3, 5 or 7 (see Fig. 3a ). Higher-order silicon slabs (i.e. N>1) are utilized in order to ease fabrication tolerances at the expense of a reduction in the DBR mirror bandwidth. However, calculations show that even for N=7 the designed mirror bandwidth is still sufficiently large (>100 nm) for our applications; this is further supported by optical measurements.
The SOI Fabry-Perot cavity is fabricated in a two cryogenic etch step process. First, a ZEP-520A resist mask is patterned by electron beam lithography. This step defines the DBR mirrors. A deep cryogenic etch transfers the DBR pattern into the silicon device layer (thickness t=4.8 µm). Next, a contact aligner is used to pattern S1813 photoresist; this step defines the rib waveguides. A second cryogenic etch to a depth of ≈0.5 µm completes the rib waveguides. The devices are then thinned and cleaved to expose the optical facets for input/output coupling during testing. Fig. 3a shows a cross-section of a DBR mirror test structure, and a complete SOI Fabry-Perot cavity with integrated rib waveguide is shown in Fig. 3b . Table 2 summarizes the device parameters studied (see Fig. 3a for definition of N and P).
The Fabry-Perot cavity response was measured by coupling λ≈1550 nm light (E-field perpendicular to wafer plane) from a tunable laser into and out of the device using a lensed polarization-maintaining fiber mounted on an XYZ-positioner. A typical measurement for a resonator with cavity length L C =12 µm, P=2.5 and N=5 is shown in Fig. 4 . From the resonance full-width-half-maximum (FWHM) we extract the Q-factor as Q=λ 0 /FWHM. The free-spectral range (FSR) is the resonance spacing, from which the resonator finesse is extracted as F=FSR/FWHM. 10 , assuming identical mirrors and a lossless cavity. Using this approach, the extracted DBR mirror reflectance is R=98.5 % (at λ 0 =1616.03 nm, Fig. 4 ). The assumption of a lossless cavity underestimates the DBR reflectance; that is, by neglecting cavity loss one obtains a lower bound for R.
The measurements are plotted in greater detail in Fig. 5 , which shows the FWHM (Fig. 5a) , the Q-factor (Fig. 5b ) and the finesse (Fig. 5c ) for all the tested devices for comparison. The results for selected devices are summarized in Table 3 , which allows for comparison of various device parameters on the performance of the Fabry-Perot cavity. Shorter cavities, L C , result in a larger resonance spacing (FSR). For L C =3.5 µm the FSR=81.7 nm, in general agreement with the calculated value, FSR~λ 0 2 /2n Si L C =98.6 nm (at λ 0 =1550 nm). For L C =12 µm the measured free-spectral range is FSR=29.4 nm, in good agreement with the calculated FSR=29.8 nm. The penetration depth 11 of the optical mode into the DBR mirrors accounts for the discrepancy between experiment and calculation, especially for the shorter cavities. The number of DBR periods, P, has a significant effect on the mirror reflectance, R, and hence the Q-factor. The extracted reflectance increases from 91.8% (for P=1.5) to 99.4 % (P=3.5, Q=26963, finesse F=489). Because the DBR silicon slab width was fixed at N=5 (λ/4 air gap), the mirror bandwidth is roughly equal for these devices, regardless of mirror period, P. Furthermore, since we compare similar resonances (λ 0 =1614.58−1617.75 nm), one can neglect any wavelength dependence of the reflectance and compare the measurements directly.
The effect of the silicon slab width, N (Nλ/4n Silicon ), was also investigated. Transmission matrix calculations show that the order, N, affects the mirror bandwidth, but not the maximum reflectance, R. Table 3 shows extracted parameters for similar resonance wavelengths (λ=1577.21−1586.64 nm) in order to account for any wavelength dependence, thereby allowing for direct comparison. The mirror reflectance is similar for the N=5 and N=7 devices (R=96.6−96.7 %), but is slightly smaller for the N=3 device (R=95.2 %). The reason may be due to increased fabrication tolerance required for the N=3 device, which has a designed silicon slab width of 334 nm, compared to the N=5 and 7 devices (556 and 779 nm, respectively). The FSR also decreases with increasing silicon slab thickness. The decreased FSR results from the increased penetration depth of the optical mode into the DBR mirror for thicker silicon slabs (i.e. N=7) compared to thinner slabs (i.e. N=3). The larger penetration depth causes an increase in cavity length (L C ), which decreases the free-
In summary, the experimental characterization of static Fabry-Perot cavities follows theory quite well. The transfer matrix method 9 allows for accurate calculation of the DBR mirrors in terms of reflectance and wavelength dependence. Knowledge of the DBR reflectance in turn allows for precise determination of the Fabry-Perot resonances.
THERMO-OPTIC TUNING AND MODULATION
Following measurements on fixed-resonance Fabry-Perot cavities, thermo-optic tuning of the devices was performed. By heating the silicon rib waveguide cavity, the refractive index increases as n=n 0 +(T−T 0 )(∆n/∆T), where T is the cavity temperature, T 0 is the initial temperature and n 0 is the initial cavity index of refraction. From the literature silicon's thermo-optic coefficient is ∆n/∆T=+1.86×10 −4 /K for λ=1550 nm 12 . Therefore, by increasing the temperature, the cavity index and hence the optical path length increase by ∆L Optical =L C ∆n. In the experiments, the thermo-optic effect dominates as opposed to thermal expansion (see discussion below). The change in optical path length tunes the cavity resonances. In this section we perform cavity tuning via the thermo-optic effect; both DC tuning and dynamic tuning (modulation) are demonstrated.
DC tuning of the cavity resonances is performed using the setup shown in Fig. 6a . The Fabry-Perot sample is placed on a copper block (roughly 0.25"×0.25"×1" in volume), which rests on a thin-film Kapton heater (Minco, Inc.) with resistance R Heater =110 Ω. A thermistor (Thorlabs, D9.7A) embedded in the copper block was used to measure the sample temperature. The thermal time constant of the heater and copper block was measured to be τ=2.64 minutes. Upon increasing the heater current, we waited 5−10 minutes (that is, 3τ) before performing a wavelength scan. This ensures that the sample temperature is stable during the resonance measurement. Thermo-optic tuning over a temperature range T=23.0−100.2 °C is shown in Fig. 6b . The results indicate linear tuning with temperature; the maximum tuning range is ∆λ=6.7 nm (∆T=77 °C) and the extracted tuning coefficient is ∆λ/∆T=0.0883 nm/°C (linear fit: R Squared =0.9995). From the tuning coefficient the thermo-optic coefficient of silicon is obtained using the relation ∆n/∆T=(∆λ/∆T)(n C /λ)=1.97×10 /K 12 ). Finally, we note that the FWHM≈0.25 nm over the entire tuning range, suggesting that the DBR reflectance is not altered significantly by heating. The large reflectance bandwidth and hence relative temperature independence is a key advantage of high index contrast DBR mirrors compared to more conventional low index contrast Bragg gratings.
Although thermal expansion of the cavity may account for some of the tuning in Fig. 6b , a simple calculation confirms that the thermo-optic effect dominates. The thermal coefficient of expansion for silicon is α≈3×10 −6 /K for temperatures ranging from T=298−380 K (25−107 °C) 13 . A L C =12 µm long cavity will therefore expand to a length L C ' =L C ×(1+α∆T)≈12.0024 µm, assuming a temperature increase of ∆T=80 °C. The cavity resonance shift is given by ∆λ=2∆L C /(M+1), where ∆L C =2.4 nm is the change in cavity length and M=L C 2n C /λ=54 is the mode number (for the resonance mode near λ=1550 nm). For a maximum temperature change of ∆T=80 °C and corresponding cavity expansion ∆L C =2.4 nm we calculate a resonant shift ∆λ Thermal Expansion ≈0.09 nm. Comparing this result with the maximum tuning range of ∆λ=6.7 nm confirms that the thermo-optic effect dominates the tuning in the experiment. In order to study the potential of our device for high-speed modulation, a pulsed laser was used to thermally tune the cavity resonance. The laser has a wavelength of λ=980 nm, which is below the bandgap wavelength of silicon (λ g ≈1 µm). Therefore, the λ=980 nm laser power is completely absorbed by the silicon, resulting in heating of the silicon cavity via phonons. The experimental setup is shown in Fig. 7 . A pump laser at λ=980 nm is focused onto the Fabry-Perot cavity using a collimating lens, corner mirror, and 20x objective. The maximum laser power was 50 mW; however, the maximum power reaching the sample surface was determined to be less than 3 mW (measured using a photodetector in place of the sample). An image of a Fabry-Perot cavity with λ=980 nm laser focused on the cavity is shown in Fig. 8 . This image was taken at low power (<<1 mW). The modulation experiments were performed at higher 980 nm laser power with the CCD shutter closed to protect the sensitive camera (see Fig. 7 ).
The modulation experiments were performed as follows. First, a wavelength scan was performed to obtain the resonant wavelength peak. Next, the λ=980 nm laser was turned on (CW power) and the resulting wavelength shift was measured (I=100 mA corresponds to roughly 3 mW laser power on the sample surface). Finally, the λ=980 nm laser was turned off and a wavelength scan was repeated to ensure reproducibility of the measurement. The results are shown in Fig. 9a and indicate a clear resonant shift. The probe wavelength was then fixed at λ Probe =1617.34 nm and the λ=980 nm pump laser was sinusoidally modulated at a frequency f=150 kHz. The modulated probe signal is shown in Fig. 9b and clearly follows the sinusoidal modulation signal with a modulation depth of around 35 %. In order to study the ultimate modulation speed of the optical cavity, the experiment is modeled using an equivalent circuit as shown in Fig. 10 . The model is one-dimensional in that heat is supplied perpendicularly to the optical cavity from the 980 nm laser. The silicon cavity is thermally insulated on four sides, which can be achieved by etching completely through the silicon device layer. The only source of loss is the SiO 2 layer and underlying silicon substrate, which acts as a heat sink. The equivalent circuit consists of a single capacitor and two resistors with corresponding time constant τ Thermal =R Th C Cavity . The thermal capacitance takes the heat capacity of the cavity into account and is given by C Cavity =(8/π 2 )c p WtL
14
, where the silicon cavity heat capacity is c p =0.7 W/g-°C 14 . The thermal resistance is given by R Th =R Cavity //R SiO2 , where R Cavity,SiO2 =(1/8κ Cavity,SiO2 )L/Wt 14 and the thermal conductivity of the silicon cavity is κ Cavity =1.5 W/cm-°C 15 and the thermal conductivity of the SiO 2 layer is κ SiO2 =0.011 W/cm-°C 16 . Assuming a thermallyinsulated cavity with dimensions W×t×L=10 µm × 4.7 µm × 12 µm, the thermal time constant is τ Thermal =23.5 ns. The resulting 3-dB bandwidth of the thermally-modulated cavity is f 3-dB =(1/τ Thermal )/2π=6.77 MHz. By decreasing the cavity volume, even faster time constants can be obtained. Although thermal losses will increase the required heating power and will also decrease the device speed, the combination of high index-contrast micromachined silicon/air DBR mirrors on SiO 2 enables good thermal insulation of the optical cavity, which will potentially enable MHz-range modulation speeds. Power (norm.) (1) 
DISCUSSION, APPLICATIONS AND FUTURE WORK
To date, peak performance was obtained for a L C =12 µm long optical cavity with Q≈27,000 and finesse F≈500 (FWHM=0.060 nm). This device had DBR mirrors with P=3.5 periods and N=5 silicon slabs (width Nλ/4n Silicon ). From calculations, increased mirror reflectance is expected by adding additional DBR periods (i.e. P>3.5). The increased reflectance will result in higher Q as well as finesse, assuming no increase in cavity losses. Finite difference time domain (FDTD) simulations were performed using a commercial software package 17 to study the potential for increased performance of our devices. The simulation time was minimized by limiting the calculations to 2-D devices. A typical device layout is shown in Fig. 11a and the resulting simulation output is shown in Fig. 11b , from which the cavity Qfactor is obtained. We assumed W=6 µm wide waveguides, L C =12 µm long cavity, and N=5 silicon slabs with λ/4 air gaps. The simulations corresponded to the experiments (i.e. P=1.5, 2.5 and 3.5); an increased number of DBR periods (P=4.5 and 5.5) were also simulated to study the potential increase in device performance. The simulation results indicate Q-factors in the range 10 5 to greater than 10 6 for P≥4.5, which is competitive with optical microring resonators and photonic crystals. The discrepancy between experiment and simulations results from cavity losses, which were not considered in the simulation. These losses arise from material absorption and surface roughness at the DBR mirror surfaces as well as at the waveguide sidewalls. Any roughness leads to scattering and hence cavity losses and lowered Q-factors. Furthermore, the simulations were 2-D and therefore do not take beam divergence in the out-of-wafer-plane direction into account; although the device waveguides were designed to have large mode diameter (~5 µm), the beam divergence across the DBR air gaps can still be significant. Nonetheless, the simulation results suggest that by increasing the number of DBR periods to P≥4.5 the device performance can be increased to Q≥100,000 -even with the presence of cavity losses. Our micromachined Fabry-Perot cavities can find applications in a number of different areas. The high quality factor enables applications in wavelength-division multiplexed (WDM) systems for wavelength and channel selection. By integrating micro-heaters on-chip, variable channel selection is possible. Non-linear effects should also be observable by increasing the mirror reflectance and hence Q-factor by using a larger number of DBR periods while decreasing the cavity mode volume.
A second application concerns environmental sensors. We recently demonstrated all-optical chemical sensors utilizing MEMS gold bridge resonators and relatively low optical Q Fabry-Perot cavities 18 . By integrating optical waveguides with MEMS resonators 19 and high optical Q microcavties, similar to the devices demonstrated here, it is possible to obtain large-scale integration of sensors with high sensitivity and low power. By increasing the number of sensors on a single chip, each sensor being sensitized to a particular agent of interest, a high degree of specificity can be obtained.
CONCLUSION
Micromachined Fabry-Perot cavities with high index contrast silicon/air DBR mirrors and integrated silicon-on-insulator (SOI) rib waveguides have been demonstrated. The devices exhibit high Q-factor (Q~27,000) and finesse (F~500), which is competitive with other integrated optical filter technologies (i.e. microring resonators, photonic crystals). Thermo-optic tuning over ∆λ=6.7 nm and modulation at speeds of f=150 kHz have also been demonstrated. Future applications and improvements to the device were discussed.
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